Design of a highly reconfigurable interconnect for array processors | IEEE Conference Publication | IEEE Xplore