Design of a 3-bit Booth recoded novel VLSI concurrent multiplier-accumulator architecture | IEEE Conference Publication | IEEE Xplore