An improved output compaction technique for built-in self-test in VLSI circuits | IEEE Conference Publication | IEEE Xplore