A multilevel factorization technique for pass transistor logic | IEEE Conference Publication | IEEE Xplore