Parallel VLSI-routing models for polymorphic processors array | IEEE Conference Publication | IEEE Xplore