Formal verification of digital systems | IEEE Conference Publication | IEEE Xplore