Partitioning VLSI floorplans by staircase channels for global routing | IEEE Conference Publication | IEEE Xplore