VLSI implementation of a 300-MHz 0.35-/spl mu/m CMOS 32-bit auto-reloadable binary synchronous counter with optimal test overhead delay | IEEE Conference Publication | IEEE Xplore