A pipelined parallel processor to implement MD4 message digest algorithm on Xilinx FPGA

A pipelined parallel processor to implement MD4 message digest algorithm on Xilinx FPGA | IEEE Conference Publication | IEEE Xplore