Finite state machines: a deeper look into synthesis optimization for VHDL | IEEE Conference Publication | IEEE Xplore