Efficient verification and synthesis using design commonalities | IEEE Conference Publication | IEEE Xplore