A three-tier assertion technique for SPICE verification of transistor level timing analysis | IEEE Conference Publication | IEEE Xplore