VERSE: a vector replacement procedure for improving test compaction in synchronous sequential circuits | IEEE Conference Publication | IEEE Xplore