Optimal voltages and sizing for low power [CMOS VLSI] | IEEE Conference Publication | IEEE Xplore