Near-optimum hierarchical layout synthesis of two-dimensional CMOS cells | IEEE Conference Publication | IEEE Xplore