A semi-digital delay locked loop for clock skew minimization | IEEE Conference Publication | IEEE Xplore