Test generation for analog circuits using partial numerical simulation | IEEE Conference Publication | IEEE Xplore