Architecture and implementation of a high-definition video co-processor for digital television applications | IEEE Conference Publication | IEEE Xplore