Verification of a combinational loop based arbitration scheme in a system-on-chip integration architecture | IEEE Conference Publication | IEEE Xplore