A framework for cost vs. performance tradeoffs in the design of digital signal processor cores | IEEE Conference Publication | IEEE Xplore