Testable design of sequential circuits with improved fault efficiency | IEEE Conference Publication | IEEE Xplore