Timing verification and delay test generation for hierarchical designs | IEEE Conference Publication | IEEE Xplore