Switching noise analysis framework for high speed logic families | IEEE Conference Publication | IEEE Xplore