Synthesis of low power high performance dual-V/sub T/ PTL circuits | IEEE Conference Publication | IEEE Xplore