Impact of process variations on multi-level signaling for on-chip interconnects | IEEE Conference Publication | IEEE Xplore