Modeling usable & reusable transactors in system Verilog | IEEE Conference Publication | IEEE Xplore