Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm | IEEE Conference Publication | IEEE Xplore