A 5-bit 1.5 GS/s ADC using reduced comparator architecture | IEEE Conference Publication | IEEE Xplore