Optimizing test architecture of 3D stacked ICs for partial stack/complete stack using hard SoCs | IEEE Conference Publication | IEEE Xplore