Power constraints test scheduling of 3D stacked ICs | IEEE Conference Publication | IEEE Xplore