Exploring test opportunities for memory and interconnects in 3D ICs | IEEE Conference Publication | IEEE Xplore