Testing of 3D IC with minimum power using genetic algorithm | IEEE Conference Publication | IEEE Xplore