Stress-aware analog layout devices pattern generation | IEEE Conference Publication | IEEE Xplore