Co-simulation methodology for improved design and verification of hardware neural networks | IEEE Conference Publication | IEEE Xplore