FPGA Implementation of a Pseudo-Chaotic Number Generator and Evaluation of its Performance | IEEE Conference Publication | IEEE Xplore