A VLSI architecture for high-performance, low-cost, on-chip learning | IEEE Conference Publication | IEEE Xplore