Systolic array implementations of neural nets on the MasPar MP-1 massively parallel processor | IEEE Conference Publication | IEEE Xplore