Loading [a11y]/accessibility-menu.js
On-chip contrastive divergence learning in analogue VLSI | IEEE Conference Publication | IEEE Xplore

On-chip contrastive divergence learning in analogue VLSI


Abstract:

We have mapped the contrastive divergence learning scheme of the product of experts (PoE) onto electrical circuits. The issues raised during that hardware translation are...Show More

Abstract:

We have mapped the contrastive divergence learning scheme of the product of experts (PoE) onto electrical circuits. The issues raised during that hardware translation are discussed in This work and some circuits presenting our solutions are described. The entire learning rule is implemented in mixed-signal VLSI on a 0.6 /spl mu/m CMOS process. Chips results validating our approach and methodology are also presented.
Date of Conference: 25-29 July 2004
Date Added to IEEE Xplore: 17 January 2005
Print ISBN:0-7803-8359-1
Print ISSN: 1098-7576
Conference Location: Budapest, Hungary

Contact IEEE to Subscribe

References

References is not available for this document.