FPGA Implementation of Support Vector Machines with Pseudo-Logarithmic Number Representation | IEEE Conference Publication | IEEE Xplore