Efficient diminished-1 modulo 2n+1 multiplier architectures | IEEE Conference Publication | IEEE Xplore