Design of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS | IEEE Conference Publication | IEEE Xplore