Optimized Design of Interconnected Bus on Chip for Low Power | IEEE Conference Publication | IEEE Xplore