A 3D Stackable 1T1C DRAM: Architecture, Process Integration and Circuit Simulation | IEEE Conference Publication | IEEE Xplore