Distributed power semiconductor stress test & measurement architecture | IEEE Conference Publication | IEEE Xplore