UML state machine implementation in FPGA devices by means of dual model and Verilog | IEEE Conference Publication | IEEE Xplore