A multiprocessor architecture for high speed network interconnections | IEEE Conference Publication | IEEE Xplore