Multinet switch: multistage ATM switch architecture with partially shared buffers | IEEE Conference Publication | IEEE Xplore