A memory participative architecture for high performance communication systems | IEEE Conference Publication | IEEE Xplore