Exploitation of instruction-level parallelism for optimal loop scheduling | IEEE Conference Publication | IEEE Xplore