A tile size selection analysis for blocked array layouts | IEEE Conference Publication | IEEE Xplore